| Sunday March 26th | ||
|---|---|---|
| Workshops and Tutorials | ||
| Monday March 27th | ||
| 7:15-8:00 | Breakfast (Provided) | |
| 8:00-8:15 | Welcome | |
| 8:15-9:15 | Keynote | Wei Li, Sr. Principal Engineer, Intel. "Parallel Programming 2.0" [Slides (PDF)] |
| 9:15-9:45 | Break (Coffee Only) | |
| 9:45-11:45 | Session 1 | Dynamic Optimization |
| 11:45-1:00 | Lunch (Provided) | |
| 1:00-3:00 | Session 2 | Object Oriented Code Generation and Optimization |
| 3:00-3:30 | Break (Snacks and Beverages) | |
| 3:30-5:30 | Session 3 | Phase Detection and Profiling |
| 6:30-8:00 | Google Reception | (Hors d'oeuvres and beverages provided) At Google Offices, 1440 Broadway, entrance between 40th and 41st Street. |
| 8:00-9:00 | Business Meeting | At Google Offices, 1440 Broadway, entrance between 40th and 41st Street. |
| Dinner (on your own) | ||
| Tuesday March 28th | ||
| 7:15-8:00 | Breakfast (Provided) | |
| 8:00-9:00 | Keynote | Kevin Stoodley, Fellow and CTO of Compilation Technology, IBM. "Productivity and Performance: Future Directions in Compilers" [Slides (PPT)] |
| 9:00-9:30 | Break (Coffee Only) | |
| 9:30-12:00 | Session 4 | Tiled and Multicore Compilation |
| 12:00-1:30 | Lunch (Provided) | |
| 1:30-3:30 | Session 5 | Static Code Generation and Optimization Issues |
| 3:30-4:00 | Break (Snacks and Beverages) | |
| 4:00-5:00 | Session 6 | SIMD Compilation |
| 5:00-6:30 | Hospitality Suite | Microsoft hosted hospitality suite. Hors d'oeuvres, beer, wine and gelato will be provided. Carlton Lounge, Mudd Building |
| 7:30- | Outing | Spamalot show starts at 8:00, be at theater by 7:30pm. Dinner on your own. Shubert Theatre, 225 West 44th Street, bewteen Broadway and 8th Ave. |
| Wednesday March 29th | ||
| 7:45-8:30 | Breakfast (Provided) | |
| 8:30-10:00 | Session 7 | Optimization-space Exploration |
| 10:00-10:30 | Break (Coffee Only) | |
| 10:30-12:30 | Session 8 | Security and Reliability |
| 12:30-2:00 | Joint CGO-PPoPP Lunch | Keynote: Guy Steele, Fellow, Sun Microsystems. "Parallel Programming and Code Selection in Fortress" (abstract) - Lunch Provided |
| Session 1: Dynamic Optimization |
|---|
| Session Chair: Jack W. Davidson, University of Virginia |
| A Cross-Architectural Interface for Code Cache Manipulation [Slides (PDF)] Kim Hazelwood (University of Virginia), Robert Cohn (Intel Corporation) |
| Thread-Shared Software Code Caches, Derek Bruening, Vladimir Kiriansky, Tim Garnett, Sanjeev Banerji (Determina Corporation) |
| Tailoring Graph-coloring Register Allocation For Runtime Compilation, Keith Cooper, Anshuman Dasgupta (Rice Univ.) |
| A Self Repairing Prefetcher in an Event-Driven Dynamic Optimization Framework, Weifeng Zhang, Brad Calder, Dean Tullsen (UC San Diego) |
| Session 2: Object Oriented Code Generation and Optimization |
| Session Chair: Matthew Arnold, IBM |
|
Java* JNI Bridge: An MRTE Framework for Mixed Native ISA Execution, Suresh Srinivas, Yun Wang, Miaobo Chen, Qi Zhang, Eric Lin, Valery Ushakov, Yoav Zach, Shalom Goldenberg (Intel Corporation) |
| Space-Efficient 64-bit Java Objects through Selective Typed Virtual Addressing, Kris Venstermans, Lieven Eeckhout, Koen De Bosschere (Ghent University) |
| Experiences with Multi-threading and Dynamic Class Loading in a Java Just-In-Time Compiler [Slides (PDF)] Daryl Maier, Pramod Ramarao, Mark Stoodley, Vijay Sundaresan (IBM Canada) |
|
Dynamic Class Hierarchy Mutation, Lixin Su, Mikko H Lipasti (University of Wisconsin Madison) |
| Session 3: Phase Detection and Profiling |
| Session Chair: Cliff Young, D.E. Shaw |
|
Online Phase Detection Algorithms Priya Nagpurkar, (University of California, Santa Barbara), Michael Hind (IBM Research), Chandra Krintz, (University of California, Santa Barbara), Peter Sweeney, V.T. Rajan (IBM Research) |
|
Region Monitoring for Local Phase Detection in Dynamic Optimization Systems, Abhinav Das (U. of Minnesota), Jiwei Lu (U. of Minnesota), Wei-Chung Hsu (U. of Minnesota) |
|
Selecting Software Phase Markers with Code Structure Analysis, Jeremy Lau, Erez Perelman, Brad Calder (UC San Diego) |
|
Profiling over Adaptive Ranges [Slides (PDF)] Shashidhar Mysore, Banit Agrawal, Timothy Sherwood, Nisheeth Shrivastava, Subhash Suri (UC Santa Barbara) |
| Session 4: Tiled and Multicore Compilation |
| Session Chair: Jeff Collard, HP Labs |
|
2D-Profiling: Detecting Input-Dependent Branches with a Single Input Data Set [Slides (PDF)] Hyesoon Kim, Muhammad Aater Suleman, Onur Mutlu, Yale N. Patt (UT-Austin) |
|
Constructing Virtual Architectures on a Tiled Processor, David Wentzlaff, Anant Agarwal (MIT) |
|
Compiling for EDGE Architectures, Aaron Smith, (UT-Austin), J. Burrill, (UMass at Amherst), J. Gibson, B. Maher, N. Nethercote, B. Yoder, D. Burger, K. S. McKinley (UT-Austin) |
|
Data and Computation Transformations for Brook Streaming Applications on Multiprocessors, Shih-wei Liao, Zhaohui Du, Gansha Wu, Guei-Yuan Lueh (Intel) |
|
Compiler-directed Object Partitioning for Multicluster Processors, Michael L. Chu, Scott A. Mahlke (University of Michigan) |
| Session 5: Static Code Generation and Optimization Issues |
| Session Chair: Scott Mahlke, University of Michigan |
|
Inline Analysis: Beyond Selection Heuristics, Dhruva R. Chakrabarti, Shin-Ming Liu (Hewlett-Packard) |
|
Practical Structure Layout Optimization and Advice, Robert Hundt, Dhruva R. Chakrabarti, Sandya S. Mannarswamy (Hewlett-Packard) |
|
Post Register Allocation Spill Code Optimization, Chris Lupo, Kent Wilken (University of California, Davis) |
|
A Compiler-Guided Approach for Reducing Disk Power Consumption by Exploiting Disk Access Locality [Slides (PDF)] Seung Woo Son, Guangyu Chen, Mahmut Kandemir (Pennsylvania State University) |
| Session 6: SIMD Compilation |
| Session Chair: Kim Hazelwood, University of Virginia |
|
Optimizing Dynamic Binary Translation for SIMD Instructions [Slides (PDF)] Jianhui Li, Qi Zhang, Shu Xu, Bo Huang (Intel China Software Center) |
|
Multi-Platform Auto-Vectorization[Slides (PDF)] Dorit Nuzman, Richard Henderson (IBM) |
| Session 7: Optimization-space Exploration |
| Session Chair: Manish Vachharajani, University of Colorado |
|
Using Machine Learning to Focus Iterative Optimization, Felix Agakov, Edwin Bonilla, John Cavazos, Bjoern Franke, Grigori Fursin, Michael O'Boyle, Marc Toussaint, John Thomson, Chris Williams (Edinburgh U) |
|
Exhaustive Optimization Phase Order Space Exploration, Prasad Kulkarni, David Whalley, Gary Tyson, (Florida State University), Jack Davidson (University of Virginia) |
|
Fast and Effective Orchestration of Compiler Optimizations for Automatic Performance Tuning, Zhelong Pan, Rudolf Eigenmann (Purdue University) |
| Session 8: Security and Reliability |
| Session Chair: Sanjeev Banerji, Determina |
|
Software-Based Transparent and Comprehensive Control-Flow Error Detection, Edson Borin, (UNICAMP), Cheng Wang, Youfeng Wu (Intel), Guido Araujo (UNICAMP) |
|
Compiler Optimizations to Reduce Security Overheads, Tao Zhang, Xiaotong Zhuang, Santosh Pande (Georgia Tech) |
|
BIRD: Binary Interpretation using Runtime Disassembly, Susanta Nanda, Wei Li, Tzi-cker Chiueh (SUNY at Stony Brook) |