



Parallel Programming 2.0

Wei Li

Senior Principal Engineer
Software and Solutions Group
Intel Corporation

CGO'06 Keynote 3/27/06

Agenda

Software at Intel

Major Technological Change

Software Response

Parallel Programming 2.0



Why Does Intel Care About Software?



Software At Intel®



**Development
Products**



Enabling







**Platform
Software**



**Professional
Services**

Devel
Produ



Envir

Devel
Produ

OS's

Architectures



All Architectures Supported Across All Environments

Other names and brands may be claimed as the property of others.



Enabling...

- Intel® Software Network
- Intel® Software College
- Intel® Early Access Program
- Industry Programs and Alliances
- Intel® Competency Centers
- Intel® Software Research
- Intel® Press Publications



www.intel.com/software





- **Software**
 - Strategies & Technologies
 - Technical References & Products
 - Solutions & Services
 - Software Products
 - Drivers, Code, & Downloads
 - Developer Programs & Networks
 - Software Training & Events
 - Market Your Product
 - Developer Centers
 - Software Support
 - Community Forums

Intel® Software Network Home

Intel® Software Network



Products



Training



Collaboration



Vision & Technologies



Services

Welcome to the Intel® Software Network.

Top Stories

Intel-based Apple Computers
 See how Intel® Core™ Duo processor and Intel software tools support these new products.
[\[Intel® Software Development Products \]](#)

Develop for Intel® Viiv™ Technology-based PCs
 Maximize your application or service performance by architecting for multithreading or multi-tasking environments enabled by dual-core processors.
[\[Digital Media \]](#)

Intel Vision for Digital Home
 Download the Intel® Software and Services Product Recommendations for 2006. Get the details you need to start developing for the future digital home.
[\[Digital Home \]](#)

[Simplify Development of Threaded Apps](#)

Spotlight

Intel® Software Network Dispatch
 Discover this subscription-based communication pipeline that offers timely, technology-specific content that's relevant to the software community. Subscribing is free.

◀ Next ▶

Intel® Early Access Program

Gain access to new hardware, tools, support, and marketing

[More >](#)

Login to:
Intel® Software Network
[Login](#) | [Register](#) | [About Us](#)

Выбрать язык:
Программа Intel® Software Network
 Please select ▼

- [Sign up for Newsletter](#)
- [Newsletter Archive](#)

....With Worldwide Reach

Over **50** Development **Sites**
Across More Than **20** **Countries**

*Scaling Innovation on Intel's Leading
Platforms and Tapping the Best
Talent Around the World*

Hardware
+ Platform Software
+ ISV Value Add

Platform Solutions

Platform Software

- Intel® Active Management and Intel® Virtualization Technology Solutions

- Rapid adoption throughout ecosystem
- Many companies bringing products to market



- Carrier Grade Linux for Telecommunications with AdvancedTCA

- Both hardware and software technology building blocks available
- Commercial deployments already underway worldwide



Platform Software

- Intel® Platform Administration Technology

- For internet café's and SMB installations




- Tiano / EFI

- Apple using Tiano and EFI to boot Intel-based Macs
- Embedded Tiano to replace PC BIOS for initialization and management of high performance clusters



The Next Platform Workload: XML



XML Traffic Will Exceed:
All Mail Traffic in 2004 • All Web Traffic in 2007

Managed Runtime

- Develop the best available Java and .NET technology for Intel® hardware
 - help JVMs run better on parallel hardware
 - JITs generate great code for Intel® micro-architectures
- Example projects
 - Apache Harmony open-source JVM. Goals:
 - Create an open-source, compatible implementation of J2SE 5 under the Apache License
 - Create a community to carry the open J2SE forward
 - NuMA-cc Awareness for JVMs; object co-location
 - Profile collection and management
 - Dynamic profile-guided optimization




Apache Harmony - Apache Harmony - Mozilla Firefox

File Edit View Go Bookmarks Tools Help


http://incubator.apache.org/harmony/

Go apache harmony



Apache Harmony

http://incubator.apache.org/harmony/



Welcome to Apache Harmony

General

- [Home](#)
- [License](#)
- [Contribution Policy](#)
- [Project Guidelines](#)
- [ASF](#)
- [Downloads](#)

Welcome to Apache Harmony, the J2SE project of the [Apache Software Foundation](#). Please help us make this a world class, certified J2SE implementation!

Note : Apache Harmony is an effort undergoing incubation at the Apache Software Foundation (ASF). Incubation is required of all newly accepted projects until a further review indicates that the infrastructure, communications, and decision making process have stabilized in a manner consistent with other successful ASF projects. While incubation status is not necessarily a reflection of the completeness or stability of the code, it does indicate that the project has yet to be fully endorsed by the ASF.

Community

- [Get Involved](#)
- [Committers](#)
- [Mailing Lists](#)
- [Documentation](#)
- [FAQ](#)
- [Wiki](#)

The aim of the project is to produce a large and healthy community of those interested in runtime platforms tasked with :


- Create a compatible, independent implementation of J2SE 5 under the Apache License v2
- Create a community-developed modular runtime (VM and class library) architecture to allow independent implementations to share runtime components, and allow independent innovation in runtime components

Development

- [Road Map / TODO](#)

Done

Software Technology Innovation



Internal Projects as well as Joint Research with Universities

Agenda

Software at Intel

Major Technological Change

Software Response

Parallel Programming 2.0




Quiz

Moore's law states which of the following roughly doubles every 2 years?

1. Frequency
2. Performance
3. Transistors
4. Transistor Density






from www.intel.com




Historical Driving Force

Increased Performance
via Increased Frequency




1946

20 Numbers
in Main Memory



1971

I4004 Processor
2300 Transistors




2005

65nm
1B+ Transistors



The Challenge

Power Limitations





Power = Capacitance x Voltage² x Frequency
also
Power \sim Voltage³

Energy: The Next Frontier



Energy Efficient Performance – High End

DATACENTER
“ENERGY LABEL”



NASA Columbia

2 MWatt
60 TFlops goal
10,240 cpus – Itanium II
\$50M

Source: NASA

30,720 Flops/Watt
1,288 Flops/Dollar

**Computational
Efficiency**


17,066 Flops/Watt
467 Flops/Dollar



ASC Purple

6 MWatt
100 TFlops goal
12K+ cpus – Power5
\$230M

Source: LLNL



The Classic Tradeoff

Higher
Top Speed and Acceleration


Increased
Range and Economy

OR




A Simple Example


■ *Performance*
■ *Power*




Over-clocking



Under-clocking



Multi-Core Energy-Efficient Performance



Moore's Law will provide transistors

Intel process technology capabilities


High Volume Manufacturing	2004	2006	2008	2010	2012	2014	2016	2018
Feature Size	90nm	65nm	45nm	32nm	22nm	16nm	11nm	8nm
Integration Capacity (Billions of Transistors)	2	4	8	16	32	64	128	256

Use transistors for

- Multiple cores
- On-core memory (caches)
- New features (*Ts)

Multiple cores and caches address power and memory latency issues

The Dawn of Energy-Efficient Performance



Agenda

Software at Intel

Major Technological Change

Software Response

Parallel Programming 2.0




Multi-Core Platforms Demand Threaded Software

Biggest Performance Leap Since Out-of-Order Execution

Integer Performance at Introduction (normalized to 25MHz 486DX)

■ Single Threaded
■ Multi Threaded



The Importance of Threading

- Do Nothing: Benefits Still Visible
 - Operating systems ready for multi-processing
 - Background tasks benefit from more compute resources
- Parallelize: Unlock the Potential
 - Threaded applications
 - Threaded libraries
 - Compiler generated threads




Unleash Multi-Core Potential

- Intel® C++ and Fortran Compilers
 - Built-in threading support with Auto-Parallelization and OpenMP* support
- Intel® Thread Checker & Thread Profiler
 - Unique product locates hard to find threading errors before they happen!
 - Helps developers optimize threaded applications
- Intel® MKL and IPP Performance Libraries
 - Highly optimized threaded libraries that enable multi-core performance gains even if your application isn't threaded!
- Intel® VTune™ Performance Analyzer
 - Identifies performance bottlenecks in single or multithreaded applications to maximize performance




Example: Threading for Multi-Core



Threading for Multi-Core


Intel® VTune™ Performance Analyzer



Call Graph

- Functional Structure
- Execution Times
- Counts

Calls (B41)	Execution Time (B41)	Function (B41)
1.	99.9%	WinMainCRTStartup
1.	99.9%	WinMain
1.	98.5%	ParseArguments
1.	98.5%	Initialize
1.	98.5%	InitializeSG
1.	97.3%	LoadU3DFileInit
1.	97.2%	Load
1.	97.2%	Load
1.	97.2%	ExecuteReadX
2.	60.3%	ExecuteTransferX
1.	60.3%	ProcessTransferOrderX
8,056.	47.1%	TransferX
16,212.	34.4%	ProcessGenericBlockX
8,085.	33.6%	ProcessModifierChainBlockX
12,113.	31.8%	ProcessBlockX
16,362,002.	18.5%	GetResourcePtr



Threading for Multi-Core

**Architectural
Analysis**



**Introducing
Threads**



Debugging



**Performance
Tuning**



Intel[®] Compilers

OpenMP Loop Construct

- Creates one thread per core
- Assigns iterations to threads

Line	Source	Call Site	Time (841)
1,339	U32 uElapsedTime = uCurrentTime - uStartTime;		
1,340	U32 i = 0;		
1,341			
1,342	// traverse each palette		
1,343	for (i = 0; i < IPaletteCount; i++)		
1,344	IFXRESULT iResultTransfer = IFX_OK;		
1,345			
1,346	// attach decoder chain to palette		
1,347	#ifdef TLP_IMPORT_FRONT		
1,348	U32 uDecoderCount = 0;		
1,349			
1,350			24
1,351			
1,352			51
1,353			
1,354			
1,355			
1,356	#pragma omp parallel for schedule(runtime)		
1,357	for (indx = 0; indx < ii; indx++)		
1,358	{		
1,359	U32 uPaletteIndex = pTable[indx];		
1,360	#else		
1,361	U32 uPaletteIndex;		
1,362	for(iPaletteIteratorReturnCode = m_ppDecoderPalettes[i]->First(&uPaletteIndex); IFXSUCCESS(iPaletteIteratorReturnCode);		
1,363	#endif		
1,364	// For each decoder in the component chain referenced by a palette entry,		
1,365	// transfer (i.e. decode) that decoder's content to the scenegraph.		
1,366	IFXDECLARELOCAL (IFXDecoderChainX, pDecoderChainX);		
1,367	IFXCHECKX (m_ppDecoderPalettes[i]->GetResourcePtr (uPaletteIndex, IID_IFXDecoderChainX, (void**) &pDecoderChainX));		8,469
1,368			
1,369	U32 uDecoderCount = 0;		
1,370	pDecoderChainX->GetDecoderCountX (uDecoderCount);		139
1,371			
1,372	// for the next decoder palette entry.		
1,373	I32 j;		
1,374	for (j = 0; j < uDecoderCount; j++) {		
1,375	IFXDECLARELOCAL (IFXDecoderX, pDecoderX);		
1,376	pDecoderChainX->GetDecoderX (j, pDecoderX);		5,045
1,377	if (pDecoderX)		
1,378	{		
1,379	// Perform idling activities.		
1,380	#ifdef TLP_IMPORT_FRONT		
1,381	if (tid == IFXGetThreadID())		148
1,382	#endif		
1,383	ThumpX();		531
1,384			
1,385	IFXRESULT iResultTransfer = IFX_OK;		
1,386	pDecoderX->TransferX (iResultTransfer);		137,575,790
1,387			
1,388	BOOL bPartialTransfer = (IFX_W_PARTIAL_TRANSFER == iResultTransfer);		
1,389			
1,390	// If a decoder has transferred all of its blocks and the read process has concluded		

Threading for Multi-Core

**Architectural
Analysis**



**Introducing
Threads**



Debugging



**Performance
Tuning**



**Intel® Thread
Checker**

Thread Safety Issues

- Data Races
- Deadlocks

Memory write at "cifxmodifierchain.cpp":1346 conflicts with a prior memory write at "cifxmodifierchain.cpp":1380 (output dependence)

1st Access

Location of the first thread that was executing at the time the conflict occurred

Stack:

- int CIFXModifierChain::Invalidate(unsigned int,unsigned int) "cifxmodifierchain.cpp":1380 [IFXCore.dll, 0x4430e]
- int CIFXModifierChain::Invalidate(unsigned int,unsigned int) "cifxmodifierchain.cpp":1494 [IFXCore.dll, 0x444d9]
- int CIFXModifierDataPacket::InvalidateDataElement(unsigned int) "cifxmodifierdatapacket.cpp":403 [IFXCore.dll, 0x45843]
- int CIFXAuthorCLODResource::SetAuthorMesh(class IFXAuthorCLODMesh *) "cifxauthorclodresource.cpp":611 [IFXCore.dll, 0x231c0]
- void CIFXAuthorCLODDecoder::TransferX(int &) "CIFXAuthorCLODDecoder.cpp":199 [IFXImporting.dll, 0x20e8]
- ?ProcessTransferOrderX@CIFXLoadManager@@AAEXAAH@Z_1433__par_loop1 "CIFXLoadManager.cpp":1462 [IFXImporting.dll, 0x1923a]
- ?ProcessTransferOrderX@CIFXLoadManager@@AAEXAAH@Z_1356__par_loop0 "CIFXLoadManager.cpp":1356 [IFXImporting.dll, 0x19520]
- void CIFXLoadManager::ExecuteTransferX(void) "CIFXLoadManager.cpp":692 [IFXImporting.dll, 0x18eb6]

Address	Line	Source
	1,370	// Iterate -- follow all of the invalidation sequences
0x442E2	1,371	while(IFXSUCCESS(result) && s_InvDepth > StartDepth)
	1,372	{
0x442EC	1,373	InvRecord* pCurIterState = s_pInvState + s_InvDepth;
	1,374	
	1,375	// Get the current Inv Seq
	1,376	IFXModifierDataPacketInternal* pDP =
0x442F4	1,377	pDataPacketState[pCurIterState->ModIdx].m_pDataPacket;
	1,378	IFXDidInvElement* pInvEl =
0x44301	1,379	&(pCurIterState->pDEState->m_pInvSeq[pCurIterState->InvIdx]);
0x4430D	1,380	pCurIterState->InvIdx++;
	1,381	
	1,382	// pop this iter state if we are processing the last entry
0x44311	1,383	if(pCurIterState->InvIdx == pCurIterState->pDEState->m_uInvCount)
	1,384	{
0x44316	1,385	IFXInterlockedDecrement((U32*)&s_InvDepth);
	1,386	}
	1,387	
	1,388	// Get the Invalidation Target and Do The Invalidation
0x44323	1,389	if(pInvEl->uMIndex != APPENDED_DATAPACKET_INDEX)
	1,390	{
	1,391	IFXDataPacketState* pTrgDPState =
	1,392	&(pDataPacketState[pInvEl->uMIndex]);

2nd Access


Location of the second thread that was executing at the time the conflict occurred

Stack:

- int CIFXModifierChain::Invalidate(unsigned int,unsigned int) "cifxmodifierchain.cpp":1346 [IFXCore.dll, 0x4426a]
- int CIFXModifierChain::Invalidate(unsigned int,unsigned int) "cifxmodifierchain.cpp":1494 [IFXCore.dll, 0x444d9]
- int CIFXModifierDataPacket::InvalidateDataElement(unsigned int) "cifxmodifierdatapacket.cpp":403 [IFXCore.dll, 0x45843]
- int CIFXAuthorCLODResource::SetAuthorMesh(class IFXAuthorCLODMesh *) "cifxauthorclodresource.cpp":610 [IFXCore.dll, 0x231b0]
- void CIFXAuthorCLODDecoder::TransferX(int &) "CIFXAuthorCLODDecoder.cpp":199 [IFXImporting.dll, 0x20e8]
- ?ProcessTransferOrderX@CIFXLoadManager@@AAEXAAH@Z_1433__par_loop1 "CIFXLoadManager.cpp":1462 [IFXImporting.dll, 0x1923a]
- ?ProcessTransferOrderX@CIFXLoadManager@@AAEXAAH@Z_1356__par_loop0 "CIFXLoadManager.cpp":1356 [IFXImporting.dll, 0x19520]
- void CIFXLoadManager::ExecuteTransferX(void) "CIFXLoadManager.cpp":692

Address	Line	Source
0x44200	1,336	result = IFX_E_INVALID_RANGE;
	1,337	
0x4421C	1,338	if(IFXSUCCESS(result))
	1,339	{
	1,340	// Set the state for the Initial invalidation
0x44228	1,341	IFXAcquireMutex(s_mInvState);
0x44233	1,342	s_pInvState[s_InvDepth].ModIdx = uInModifierIndex;
	1,343	s_pInvState[s_InvDepth].pDEState =
	1,344	&(pDataPacketState[uInModifierIndex].
	1,345	m_pDataElements[uInDataElementIndex]);
0x44238	1,345	s_pInvState[s_InvDepth].InvIdx = 0;
0x44261	1,346	IFXReleaseMutex(s_mInvState);
0x44272	1,347	}
	1,348	
	1,349	
	1,350	
	1,351	// we never actually invalidate the proxy data packet
	1,352	// all of the proxy data packet entries except for time
	1,353	// should always be valid
	1,354	if(IFXSUCCESS(result) && uInModifierIndex != 0)
	1,355	{ // invalidate this element
0x4427D	1,356	s_pInvState[s_InvDepth].pDEState->State = IFXDATAELEMENTSTATE_INVALI
	1,357	
0x44299	1,358	if(s_pInvState[s_InvDepth].pDEState->AspectBit)


Threading for Multi-Core



Intel® Thread Profiler

Find Contended Locks

- Most Overhead
- Largest Reduction in Parallelism



c:\g3d...	
c:\g3d...	
c:\g3d...	
c:\g3d...	
c:\g3d...	
CP:1, AR:1	
Executable 1	

File Edit View Activity Configure Window Help

TP: sampleplayer.exe (06:20 PM, 2006 Feb 28)

Source View

Signal

Transition Source

Transition Threads
Prev: Thread Unknown
Current: Threads 3,
5,
4,
1
Next: Threads 3,
5,
4,
1

Stack:

IFXAcquireMutex
"ifxosthreads.cpp": 105
Path: c:\g3dforce\depot\cwg\mpu3d\source\rtl\platform\win32\int CIFXAuthorCLODResource::SetAuthorMesh(class IFXAuthorCLODResource * pAuthorCLODResource)
"cifxauthorclodresource.cpp": 589
Path: c:\g3dforce\depot\cwg\mpu3d\source\rtl\component\g3d\CIFXAuthorCLODDecoder::~CIFXAuthorCLODDecoder(void)
"CIFXAuthorCLODDecoder.cpp": 257
Path: c:\g3dforce\depot\cwg\mpu3d\source\RTL\Component\void * operator new[](unsigned int)
"IFXCheckX.h": 66
Path: ..\..\Component\Importing\..\..\Kernel\Nclude
Address: 0xlibguide40.dll
Module: 3174
Path: c:\g3dforce\depot\cwg\mpu3d\source\Build\U3D

Address	Line	Source
	581	}
0x223E6	582	rpAuthorCLODMesh = m_pAuthorMesh;
	583	
0x223EF	584	IFXRETURN(rc);
0x223F2	585	}
	586	
	587	void* s_mSetAuthorMesh = IFXAllocateMutex();
	588	IFXRESULT CIFXAuthorCLODResource::SetAuthorMesh(IFXAuthorCLODMesh* pAuthorCLODMesh)
	589	{
	590	IFXRESULT rc = IFX_OK;
	591	
0x23150	592	IFXAcquireMutex(s_mSetAuthorMesh);
	593	
0x23161	594	if(m_pAuthorMesh != pAuthorCLODMesh)
	595	{
0x2316E	596	ClearMeshGroup();
	597	}
	598	
0x23179	599	if(pAuthorCLODMesh)
	600	{
0x2317D	601	pAuthorCLODMesh->AddRef();
	602	}
	603	}

Signal

Transition Source


Transition Threads
Prev: Thread Unknown
Current: Threads 3,
5,
4,
1
Next: Threads 3,
5,
4,
1

Stack:

IFXReleaseMutex
"ifxosthreads.cpp": 113
Path: c:\g3dforce\depot\cwg\mpu3d\source\rtl\platform\win32\int CIFXAuthorCLODResource::SetAuthorMesh(class IFXAuthorCLODResource * pAuthorCLODResource)
"cifxauthorclodresource.cpp": 614
Path: c:\g3dforce\depot\cwg\mpu3d\source\rtl\component\g3d\CIFXAuthorCLODDecoder::~CIFXAuthorCLODDecoder(void)
"CIFXAuthorCLODDecoder.cpp": 257
Path: c:\g3dforce\depot\cwg\mpu3d\source\RTL\Component\void * operator new[](unsigned int)
"IFXCheckX.h": 66
Path: ..\..\Component\Importing\..\..\Kernel\Nclude
Address: 0xlibguide40.dll
Module: 3174
Path: c:\g3dforce\depot\cwg\mpu3d\source\Build\U3D

Address	Line	Source
	603	
0x23183	604	IFXRELEASE(m_pAuthorMesh);
	605	m_pAuthorMesh = pAuthorCLODMesh;
	606	
	607	m_bMeshGroupDirty = TRUE;
	608	
0x2319C	609	if(m_pModifierDataPacket) {
0x231B6	610	m_pModifierDataPacket->InvalidateDataElement(m_uMeshGroupDataElementIndex);
0x231C0	611	m_pModifierDataPacket->InvalidateDataElement(m_uBoundSphereDataElementIndex);
	612	}
	613	
0x231D0	614	IFXReleaseMutex(s_mSetAuthorMesh);
	615	
0x231E0	616	IFXRETURN(rc);
0x231E3	617	}
	618	
	619	IFXRESULT CIFXAuthorCLODResource::GetAuthorMeshMap(IFXMeshMap **ppAuthorMeshMap)
0x22400	620	{
0x22405	621	IFXRESULT rc = IFX_OK;
	622	
0x22407	623	if (ppAuthorMeshMap)
	624	{
0x2240D	625	if(m_pAuthorMeshMap)

Performance Impact



Optimizations may improve performance significantly.

Agenda

Software at Intel

Major Technological Change

Software Response

Parallel Programming 2.0



A New Era...

THE OLD

**Performance
Equals Frequency**

Unconstrained Power

Voltage Scaling

THE NEW

**Performance
Equals IPC**

Multi-Core


Power Efficiency

**Microarchitecture
Advancements**

***And it is
happening
fast...***




Multi-Core Trajectory



Dual-Core

2005/2006




Quad-Core

2007



Growing Momentum for Multi-Cores



Growing Momentum For Software Parallelization

Activision (Ravensoft)

Adobe

Algorithmics

Alias

Autodesk

Business Objects

Cakewalk

CodecPeople

Computer Associates

Corel (WordPerfect)

Cyberlink

Discreet

IBM

id Software

Landmark

Macromedia

Mainconcept

Maxon

mental images

Microsoft (Office Suite)

Midway

MSC

Novell SUSE

Oracle

Pegasus

Pinnacle

Pixar (Renderman)

Paradigm

PTC

Red Hat

SAP

SAS

Siebel CRM

Signet

Skype

SLB

SnapStream

Sonic (Roxio)

Sony

Steinberg

SunGard

Sybase

Symantec

Thomson

THQ

Ubisoft

UGS

Valve

Yahoo (Musicmatch)




Growing Momentum in Ecosystem Driven by Intel

- Continuous tool improvements
 - Over 15 tools released for multi-core in '05
 - Coming in '06: more features across all environments
- Training end users and in house developers
 - 2005: > 1500 students 2006 target: 4500 students
- Academia
 - Universities developing parallel programming curriculum
 - Research grants for parallel programming projects
- Contest: Over \$100,000 in prizes
 - Topcoder.com: Monthly contests for top performing threaded software
 - Games Developer Conference: Contest for best use of Intel platform features



Opportunity for Software: Extract Full Potential of Multi-core



Parallel Programming 2.0

- Ubiquitous parallel software
 - Large spectrum of domains (consumer/wireless vs HPC/database, home vs nuclear labs)
- Scalable software
 - Explosion of cores (e.g. 2X cores every 18-24 months)
- User experience
 - vs. just raw performance
- Greater ease of programming
 - New programming paradigm, programming language, compiler, tools,
- Greater reliability and security
 - Programming for application and system reliability
- Industry-wide vs government-funded
- Higher demand for parallel programming education

– Mass vs elite



Imagine what can be
Create what will be

Parallel Programming 2.0

The Beginning of a New Era